Verification Academy
Conditional Statement in Assertion Property
SystemVerilog
conditional-statement
,
SystemVerilog
,
assertion
dave_59
May 18, 2018, 2:24pm
10
In reply to
tejal vernekar
:
No. Vacuity only applies to implication properties.
show post in topic