In reply to Farhad:
SystemVerilog requires that packages be compiled before being referenced or imported. You could compile the test_pkg alone, but you would have to use some other mechanism to ensure that the other packages had already been compiled.