Coding D Flip Flop using Blocking and non blocking assignments and simulation results look same

SystemVerilog
,
3

In reply to dave_59:

Hi Dave ,

Can you please give an code example for supporting your statement " if one process writes, and another process reads the same variable synchronized to the same clock edge.".

Thanks,
Rithesh