In reply to ben@SystemVerilog.us:
The problem here is the use of randc on 32-bit random variables. The LRM says tools may limit the number of bits in a randc variable. You probably do not need to be using it, or you may just want to prevent previously used address from being chosen without working about when the cycle should be repeated, you may never reach that point.