Clocking block

SystemVerilog
2

In reply to Shivansh Bhardwaj:

sampling - evaluating

driving - assigning