I cannot understand this term—>(sampling input signals and driving output signals).what does sampling and driving signals mean in systemverilog.

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 9th at 1:00 US/Pacific.

Verification Academy

Clocking block

SystemVerilog

run2prem March 26, 2021, 12:17pm 2

In reply to Shivansh Bhardwaj:

sampling - evaluating

driving - assigning