Verification Academy
Clocking block issue
SystemVerilog
SystemVerilog
,
interfaces-clocking-blocks-ports
Rsignori92
July 20, 2021, 4:48pm
8
In reply to
nnn314
:
why do you need to access the clk if you have clocking blocks there ?
show post in topic