Clocking block in interface

[KumarSunilB]

In reply to ben@SystemVerilog.us:

Thanks Ben for the snippet.