Clock generator task - forever statement makes the simulator hang

SystemVerilog
7

In reply to Andrei Pazniak:

Hi Andrei, that makes sense. I tried added the fork join because only one of the two clocks get generated without it. When I added the fork-join both clocks were being generated (in EDA Playground) Is there a reason only one clock would be generated without the fork-join?