Verilog modules and interfaces should be compiled as standalone files. They cannot be compiled into packages.
Packages are used to group classes, functions, tasks etc together. You `include class files in a package. You also import other packages which you reference in the package.