In the configure_phase of my UVM testbench, I configure some registers and then spawn a monitoring thread using a forever loop inside a fork ... join_none block. This thread starts and waits for a specific design signal to go high. When simulation transitions from the configure_phase to the main_phase, will this background thread stay active, or will it be killed automatically by the UVM phase controller?