In reply to hctseng:
I don’t believe you can solve your issue by re-partitioning your design. In general there are certain reasons which are slowing doen your simulation.
The most important is the complexity of your design (gate count). Or if you have a FPGA and you are using UDPs. This slows down also your simulation.
Do you have SVA in your testbench?