Checking whether signal is asserted for minimum clock cycles

[Srini]

In reply to pRoSpEr:

Why not simply use?

 a_min_32_clk_low : assert property (@(posedge clk)
                      !a |-> !a[*32]);

Maybe the requirement is little more?

Regards
Srini
http://www.verifworks.com