Check for a signal assertion within a given time window

SystemVerilog
, ,
5

In reply to ben@SystemVerilog.us:

Hello Ben,

Thanks for presenting a solution. I was missing 1’b1(*10) as my intersect condition. Then went on a tangent to explore different solutions.

I am testing your solution just to make sure it passes my testbench. But I understand your solution.

Thanks.