Changing clock frequency during simulation run

SystemVerilog
,
5

In reply to cgales:

Hi,

Could you please provide me pseudo code ?