Changing clock frequency during simulation run

SystemVerilog
,
3

In reply to cgales:

Thanks for reply !!

Any alternative method in SV or Verilog to generate the same ? if I don’t want to use UVM stuff here.