Change mirror value of a register field before running uvm_reg_hw_reset_seq

In reply to birenkumar:

From your environment, you can call like below:

this.regmodel.REGBLOCK.RSTCFG.set_reset(32'h0003);

This would ensure the reset value is updated and when the sequence does reg_model.reset, this would become the mirrored value.