Can we use $rose along with posedge clk

SystemVerilog
3

Thanks Dave.