Can we instantiate a cover group within a class?

SystemVerilog
2

No you can’t. You need to declare the covergroup outside the class and declare a covergroup argument so that you can pass var1 and var2 to it.