Can the common local variable be assigned in one sequence and use that in another intersecting sequence

[Aryan_Jogur]

In reply to ben@SystemVerilog.us:

Thanks Ben for the detailed explanation.