Verification Academy
Can I pass parameters down
SystemVerilog
actual-interface
,
SystemVerilog
,
bind
,
Parameters
dave_59
August 26, 2020, 5:24pm
6
In reply to
DavidEllis
:
Correct.
show post in topic