Can I pass parameters down

SystemVerilog
, , ,
2

In reply to ralphkak:

What is the definition of the bold .param_path(param_path)? As the error message says, it can only be a parameter, not a variable.