Hello everyone
Can anyone suggest me how to use same value for two members in an enumerated data type. Is it possible? If yes how can we achieve?
Thanks in advance
SystemVerilog prohibits the use of two enum names with the same value. It also prohibits two variables with the same name that would have different values.
Depending on what you’re trying to achieve, you might try using a list of parameters instead.