In reply to VerifEx:
Yeah you can do it.Provided you should define two memory maps in the ral model and in the environment with two adapters.Using set_sequencer,you set that particular adapter,sequencer and that particular memory map for each adapter.It will work.While writing virtual sequence,you can take care such that write sequence will run on one sequencer a x the read sequence on the other.