Bypassing register access error from reg model or reg map

In reply to jaswanth_b:

RAL should not shout any error if you performed mentioned operation on read only register.
It will convert the register item to bus item based on your register adapter implementation and start the sequence on assigned sequencer.
Actually, design should have that logic to no write on read only register. RAL will just drive on sequencer.