Blocking property assertion

SystemVerilog
13

In reply to ben@SystemVerilog.us:

This is definitely what I wanted! I understood the concept broadly. Thank you for your great attention, I appreciate it Ben.