Bitwise toggle coverage for a bitvector

SystemVerilog
3

In reply to dave_59:

Hello Dave,

I used your solution and it works like Jelly Bean.

This mechanism will help the the verif community a lot.

Thanks Again,
Nisreen