BTW, I can solve the whole problem by forcing to the exact RTL internal signal, and not using the ports, but this means I will have to create a unique interface per sub-block (IF1, IF2, IF3 …), and since the interfaces are pretty much the same per block, this will be very ugly.
Thanks,
Berry