In reply to dave_59:
Hi Dave,
Thanks for taking time to clarify. I’m curious to understand, what are systemverilog testbenches techniques used when there is no UVM methodology to achieve the same functionality of UVM_config_db. No hidden agenda as I work on UVM now :-)
Appreciate your clarification.