Basic mod function with negative integer - strange result

SystemVerilog
2

In reply to Srini @ CVCblr.com:

FWIW - I tried an equivalent VHDL, and got matching results (as PY/Matlab). Also going by

Looks like Verilog/SV mod is really rem. Is this ambiguity in LRM?

Thanks