Assigning a bit in SV Assertion

SystemVerilog
, , ,
24

In reply to atanu.biswas:
I generally provide guidelines. Your issue is too specific for me to follow. I suggest that you discuss this with a colleague in your organization.
Ben