In reply to ben@SystemVerilog.us:
Also when the assertion fails it shouts error just once when it occurs for the first time. Why doest it shout error at every edge of the clk?
In reply to ben@SystemVerilog.us:
Also when the assertion fails it shouts error just once when it occurs for the first time. Why doest it shout error at every edge of the clk?