Assertions in UVM

SystemVerilog
1

Where to write assertions in a UVM testbench?

2

Assertions is usually written in a separate file and later is connected in the top using .bind.

Regards,
Abhinandan

3

Thanks

4

protocol assertions are often written in the SV interface for the corresponding protocol.

5

Thanks