In reply to sunils:
Your property syntax is incorrect. You should just write multiple assertion statements.
Also, the antecedent needs more preconditions. Thus, assuming that these are the specs:
ap_wrap4_00: assert property(@(posedge hclk)
( cond && (haddr[3:2] = 2'b00) |-> (wrap4_boundary_location = 0)) | // No wrap);
// cond is the timing control (or condition) that allows the assertion to trigger.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115