Verification Academy
Assertion - WRAP4 and FULLWORD transfer?
SystemVerilog
SystemVerilog
,
wrap-boundary-assertion
fuwad_khan
August 31, 2017, 4:36pm
3
i am not getting how to correlate that thing with the code.
show post in topic