Assertion type

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

when im trying to this same property getting the below error:

iilegal assignment to current_time in SVA expression