Assertion to check req holds until ack

[yourcheers]

In reply to ben@SystemVerilog.us:

Thanks ben, I was mistaken with the waveform where ack is not a pulse.