Assertion stable after two or more rising edge

[rhegde]

In reply to ben@SystemVerilog.us:

Thanks Ben for clearing my doubt and also for very nice explanation