Assertion protocol checker

SystemVerilog
6

In reply to ben@SystemVerilog.us:

Other suggestions



  $rose(start) |=> !start until (stop or end);
  $rose(stop) |=> !stop until (start);
  $rose(end) |=> !end until (start);

Ben Ben@systemverilog.us