Assertion Problem

SystemVerilog
,
3

In reply to dave_59:

Hi Dave,

This is the requirement: A rises only once after B rises; until B rises again

Also, A & B are synchronous to a clock.