In reply to MP:
// I made a mistake, probably a copy/paste error
(1, count=count+1, count=count+1)[*1:$] ##0 count<4 intersect $rose(en)[->1];
// Should have been
(1, count=count+1)[*1:$] ##0 count<4 intersect $rose(en)[->1];
(1, count=count+1, count=count+1)[*1:$] // is equivalent to
(1, count=count+2)[*1:$]
// My apologies
Ben Cohen
Ben@systemverilog.us
Link to the list of papers and books that I wrote, many are now donated.
or Cohen_Links_to_papers_books - Google Docs
Getting started with verification with SystemVerilog