In reply to ben@SystemVerilog.us:
Hi Ben,
I have a minor qualm here. I saw that in the condition checking term/part ( I don’t know whether this is the proper technical term) You have written count=count+1 twice.
Could you tell me why?
Another question regarding the same is whether we can add more than one condition by using “,” or use logical operators only in that case.