Assertion for walking 1's

SystemVerilog
5

Hi Dave,

Yes it is wrapping requirement, Also, the enable condition or the starting point is: 1000. Assertion should check with respect to previous clock.