Verification Academy
Assertion for walking 1's
SystemVerilog
SystemVerilog
user49
September 6, 2023, 10:15am
10
In reply to
MICRO_91
:
BAD STYLE because it relies on SV regions
Not applicable to formal
Difficult to follow and to apply to requirements
A good example of what
NOT TO DO IN SVA!
Ben
show post in topic