Assertion for dynamic variable timing checks

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

Hello Ben,

Thanks for the reply. Yes I agree i should have been clearer with spec. I tried to execute the SVA as per your reply. But the SVA does not seem to trigger ( no pass or fails). Is there a good way to debug this?

Thanks,
-Vikram