Verification Academy
Assertion for counter
UVM
UVM
user49
April 12, 2019, 5:57pm
4
In reply to
ben@SystemVerilog.us
:
I updated the testbench in my previous reply.
Ben
show post in topic