Verification Academy
Assertion for connectivity checks
SystemVerilog
SystemVerilog
,
assertion
rag123
June 19, 2020, 2:21am
2
Make sure your wire is driving a value. If it is undriven it is Z;
show post in topic