In reply to ben@SystemVerilog.us:
Yes, that puts the non-random variables into a state that meets the constraints.