Assertion doubt

In reply to ben@SystemVerilog.us:

Hi ben,
thanks for your reply,
strong and s_eventually keywords are not supporting in my tool(vcs)
error:identifier not found
can you give alternate solution for that.