Assertion Disabling for specific time and reenable it

[ashokgupta466]

In reply to ben@SystemVerilog.us:

Hi Ben,

This solution has worked, Thanks a lot…