[Assertion] Assertion to validate clock signals are in the required order

[Sri52]

In reply to pk_94:

SO this assertion needs a reference clock to ensure the relationship between the two clocks ?